The advent of no-flow fluxing underfdls for Flip Chip 
INTRODUCTION
Underfills are typically used in flip chip processing to help mitigate the effects of the large Coefficient of Thermal Expansion (CTE) mismatch between the silicon chip and the laminate board. The underfill acts to reduce the strain on the solder joints resulting in improved interconnect fatigue life [ 
11.
The capillary flow underfill process involves fluxing, placing, and reflowing the flip chip first, and then dispensing the underfill along the sides of the chip. The underfill flows by capillary action to fill the area underneath the chip. Finally, a cure must be completed in the oven.
No-flow underfill processing utilizes fluxing underfills that are dispensed onto the substrate before placement. The die is then placed onto the dispensed underfill causing squeeze flow of the material during placement. The assembly is then reflowed and cured simultaneously in a standard reflow oven [2] .
optimization of the placement parameters involved in this no-flow process for three commercially available underfill materials.
This paper presents a systematic

EXPERIMENT
Experimental Procedure
Three types of no-flow underfill materials were investigated: Underfill A, By and C. One test vehicle was used for all assemblies. Prior to assembly the boards were baked out at 125 "C for 3 hours. This bakeout time was determined from a previous bakeout experiment, and was sufficient to avoid outgassing of the boards. The boards were stored in a desiccant chamber after bakeout, for no more than 2 hours before assembly. Test vehicles for each experiment were assembled according to the procedures outlined in the assembly process section. After assembly, the boards were analyzed using acoustic microscopy, xray, and cross sectioning. speed using a high-speed camera prior to running the experiment. The force used during the DOE was 5N. The dwell time used was 0.10 seconds Boards were assembled according to the design matrix shown in Table 1 , for each underfill A, By and C. Dispense patterns are shown in Figure 1 . Each row of the matrix corresponds to one treatment in the DOE; four replicates were assembled for each treatment. The target dispense weight was 8 mg; actual dispense weight varied between 7.5 mg and 8.5 mg. The assemblies were low temperature cured at 130 "C for 1 hour in an oven. The temperature was chosen to avoid reflow and any material volatility so that the effects of the factors included in the DOE could be studied in relative isolation from the reflow process.
Test Vehicle Description
The test vehicle consisted of an area array die mounted on a FR-4 substrate with six sites. The test die were supplied by Flip Chip Technologies and had daisy chain structures. The die were area array FA 10-200x200 with 10 mil pitch. The trace metallization on the boards was copper, electroplated nickel, and immersion gold. The bond pads were hybrid having two sides mask defined and two sides pad defined. There are probe points on the substrates that allow continuity testing of columns of interconnects. During continuity testing the column was considered failed if the loop resistance deviated by more than 10% from the baseline resistance.
Assembly Process (DOE1)
Asymtek millennium using a 22-gauge needle. Placement was done with a Siemens dot line cross F5 Siplace for speed 1 (70 "h), and a K&S 6900 for speed 2 (5 mm/s). Both machines were calibrated for force and After curing the boards were scanned using acoustic microscopy (CSAM) to identify voids. The captured images Dispensing was done with an were analyzed with digital image analysis (DIA) software to obtain voiding reported in % area. After all the parts were scanned, they were then planar cross-sectioned and viewed optically under a microscope to determine if the CSAM image analysis was adequate for data analysis. For each underfill, A, B, and C, the CSAM images do not show many of the voids that are clearly present under microscope inspection after cross sectioning. Therefore, a manual count of the voids visible by optical microscope was used for statistical analysis. Response was reported in number of voids, rather than in % area. This technique can be expected to yield accurate data for comparison, because all the voids were roughly the same size, and most parts had many voids (>loo) so that any differences in size can be expected to average out. See Figure 2 for a photo of a cross-sectioned part. JMP software was used to perform the statistical analysis. CAMALOT 3300 dispenser using a 22-gauge needle, due to the removal of the Asymtek millennium machine from the laboratory . Placement was done with a Siemens F5 Siplace. Reflow was accomplished using a BTU 7-zone reflow oven. Boards were assembled according to the design matrix shown in table 2, for each underfill A, B, and C. Each row of the matrix corresponds to one treatment in the DOE; four replicates were assembled for each treatment. The target dispense weight was 8 mg; actual dispense weight varied between 7.5 mg and 8.5 mg. The assemblies were reflowed according to a baseline process determined for each material in preliminary testing. The profiles were determined based on the material suppliers recommendations and were determined to yield 100% reliably when using both the dot or line pattern with force of 5N and .5 seconds dwell.
Dispensing was done with a After the boards were assembled according to the parameters in Table 2 , electrical continuity tests were performed to determine the percent interconnect yield. The boards were then scanned using acoustic microscopy (CSAM) to identify voids. The captured images were analyzed with digital image analysis (DIA) software to obtain voiding reported in percent of total die area. The results were analyzed using JMP statistical software with percent voiding as the response.
RESULTS AND DISCUSSION
DOEl Results
ANOVA shows very low p-values (<.001) for pattern, observed for all three underfills, indicating that dispense pattern is a significant factor affecting the number of voids occurring during placement. The Mean response for dot, line, and cross patterns was 141.3 voids, 3.7 voids, and 126 voids respectively. It seems likely that the capillary flow process associated with the line pattern is better at filling the solder mask openings without capturing voids during the process. The dot and cross patterns result in squeeze flow that has a tendency to capture voids during the rapid flow of the material. Line pattern was chosen to be included in DOE2 because it resulted in minimal voiding. The dot pattern was chosen instead of the cross pattern because the mean response was similar and the dot pattern is faster for ultimate use in a production process.
Speed is a factor at .10 significance level for Underfill A and B. The difference in mean response for speed 1 and speed 2 was only about 20%. The relatively high pvalue and the small difference in mean response led us to eliminate speed as a significant factor for further experiments.
DOE2
The only interconnect failures observed were for the 11 1 treatment (dot, IN, 0 s). All materials show similar characteristics with respect to interconnect yield. All three placement parameters affect the response. The line pattern resulted in 100% yield for all materials regardless of the force or dwell used. This is interpreted as due to the relatively small force resulting from die placement onto the line pattern, rather than the full force from squeeze flow under the usual dot pattern placement. The F5 placement machine triggers the onset of dwell time after reaching the critical force of placement, and then after the dwell time has completed the chip is released. The line pattern evidently results in a placement force small enough that even with the machine dialed to 1N and no dwell time, the chip release is not triggered until the chip meets the board. When using the dot pattern with minimum force and no dwell, the die release must happen above the substrate resulting in misalignment after reflow and therefore a low percent interconnect yield. X-ray confirmed misalignment of those assembles that failed continuity testing.
SUMMARY AND FUTURE WORK
Two experiments were performed to optimize the flip chip placement process for no-flow underfill. DOEl included two factors: pattern (dot, line, cross) and speed (1=7O"ls, 2=5mm/s). DOE2 included three factors: pattern(dot, line), force( lN, 5N), and dwell time(O.Os, 0.1 s). For the underfills studied it was determined that the optimal process resulting in no interconnect failures and minimal voiding was using a line pattern at IN and dwell time of 0 seconds. include a parametric reflow study where the following parameters are varied at 2 levels individually off a baseline profile: Peak Temperature, Time > 183 C, Peak Ramp Rate, Soak Time, and Soak Temperature. The results of this study will be used to complete the determination of the optimal process for each material. Test boards will be assembled according to the optimal A continuation of this work will process and the following reliability tests will be performed: AATC, Autoclave. Failure mode analysis will be performed using acoustic microscopy and cross sectioning.
